சுருக்கம்

Hardware implementation for reduction of PAPR by using modified PTS technique

Dr. Uday Wali, Prof. B. K. Shiragapur, Kalyani G. Fule , Mahesh Tarlkar

In this paper, the design and implementation of OFDM system along with Multi-Point Square Mapping combined with PTS (M-PTS) technique has received much attention in reducing the high peak to average power ratio (PAPR) of Orthogonal Frequency Division Multiplexing signals (OFDM). As compared to C-PTS technique, the proposed M-PTS technique needs not to submit side information but keeping almost the same performance of PAPR reduction as the C-PTS technique. A detailed Simulation of OFDM system is conducted and implemented using FPGA to validate the results.