சுருக்கம்

Addressing Fault in Noc With On-Line Diagnosis Mechanism

V.Dhivya, C. Sumathy, M. Saranya

This project proposes a fault-tolerant solution for a buffer less network-on-chip, including an on-line fault-diagnosis mechanism to detect both transient and permanent faults, a hybrid automatic repeat request, and forward error correction link-level error control scheme to handle transient faults and a reinforcement-learningbased fault-tolerant deflection routing (FTDR) algorithm to tolerate permanent faults without deadlock and live lock. A hierarchical-routing-table-based algorithm (FTDR-H) is also presented to reduce the area overhead of the FTDR router. The Ant Colony Algorithm is used to find the minimum distance between sender to receiver. Modelsim simulator used to verify a existing and proposed method.