சுருக்கம்

A Low-Cost Fir Filter Design Based On Multiple Constant Multiplication/Accumulation Using Booth Multiplier

G. Srilakshmi, P.Ratna Kavya

Low-cost finite impulse response (FIR) designs are presented using the concept of multipliers with the optimization of bit width and hardware resources without sacrificing the frequency response and output signal precision. Non-uniform coefficient quantization with proper filter order is proposed to minimize total area and cost. Multiple constant multiplication/accumulation in a direct FIR structure is implemented using an improved version of Booth multipliers. In this proposed method a booth multiplier is implemented. In Booth multiplier to multiply the signed numbers is an added advantage. Comparisons with previous FIR design approaches show that the proposed designs achieve the best area and power results.